







# ALTERA Cyclone IV Development & Education Board (DE0-Nano)

SCHEMATIC	CONTENT	PAGE
01 TOP	Cover Page, Placement, TOP	01 ~ 03
02 EP4CE22	Cyclone IV EP4CE22 BANK1..BANK8 , POWER , CONFIG	04 ~ 08
03 IN/OUT	CLOCK, LED, BUTTON, SW, GPIOs, 2X13 HEADER, G-SENSOR, ADC	09 ~ 11
04 MEMORY	SDRAM, EEPROM	12 ~ 13
05 POWER	POWER 1.2V, 2.5V, 3.3V	14









 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE0-Nano Board		
Size	Document Number	Rev
B	PLACEMENT	B
Date:	Friday, February 18, 2011	Sheet 2 of 14





Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
<b>DE0-Nano Board</b>		
Size	Document Number	Rev
B	TOP	B
Date:	Friday, February 18, 2011	Sheet 3 of 14




 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
<b>DE0-Nano Board</b>	
Size	Document Number
B	EP4CE22 BANK1 & BANK2
Date:	Rev
Friday, February 18, 2011	B
Sheet	4 of 14






Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
DE0-Nano Board	
Size	Document Number
B	EP4CE22 BANK5 & BANK6
Date:	Rev
Friday, February 18, 2011	B
Sheet	6 of 14









Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
<b>DE0-Nano Board</b>	
Size	Document Number
B	EP4CE22 BANK7 & BANK8
Date:	Rev
Friday, February 18, 2011	B
Sheet	7 of 14









Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
<b>DE0-Nano Board</b>	
Size	Document Number
B	CLOCK & LED & BUTTON & SWITCH
Date:	Friday, February 18, 2011
Sheet	9 of 14
Rev	B




Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
<b>DE0-Nano Board</b>	
Size	Document Number
B	GPIOs & 2X13 Header
Date:	Friday, February 18, 2011
Sheet	10 of 14
Rev	B





 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
<b>DE0-Nano Board</b>		
Size	Document Number	Rev
A	SDRAM	B
Date:	Friday, February 18, 2011	Sheet 12 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.  
All rights reserved.  
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title

**DE0-Nano Board**


Size  
A

Document Number  
EEPROM

Rev  
B

Date: Friday, February 18, 2011

Sheet 13 of 14



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
<b>DE0-Nano Board</b>	
Size	Document Number
B	1.2V & 2.5V & 3.3V
Date:	Friday, February 18, 2011
Sheet	14 of 14
Rev	B